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The Large Helical Device (LHD) has six sets 
of superconducting magnets which have differ-
ent characteristics and have strong coupling with 
each other. The control scheme of a power sys-
ten1 for LHD coils must be based on new con-
trol theory. Because when we make controller 
based on the classical theory, current regulators 
are disturbed by others, the stability of system 
is lost and the coil currents may start oscillation 
in the worst case. 
In the first step of the design, it is necessary 
to clear the characteristics of controlled plants 
which is a set of superconducting coils and nor-
mal conducting component like as support struc-
tures or plasma. 
The plant equation, which is a voltage equa-
tion, is as following; 
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where Ve is terminal voltage vector, Ie and Is 
are current vector flowing coils and structures, 
Lee and Lss are self inductance matrix of coils 
and structures, Les and Lse are mutual induc-
tance matrix, Re and Rs are resistance matrix. 
The next step is to make a control scheme. 
For this system, we use following scheme; 
[Ve] = [A][Ic - Ie] + [B][Ic] (2) 
The first term in the right hand means feedback 
control and the second is feed forward which 
make high controllability without lost of stabil-
ity. In the above equation, the symbol of * in-
dicates the reference value. This control scheme 
is difficult and complex to install with hardware 
only, so we will use software control in this sys-
ten1. 
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Finally, we estimate the necessary process-
ing performance to build previous control. 
In the LHD, the twelve phase thyristor rec-
tifiers are used to excite coils, therefore the con-
trol period beco1nes 720Hz. The previous con-
trol scheme requires about 800 steps for current 
regulation and 100 steps for condition check, so 
the total of steps becomes about 900 in every 
control period. As a result, the processor must 
execute 0.65 million steps in every second. This 
estimation is only for steady state power sup-
plies. For the phase II operation we will build 
more six pulse power supplies, so necessary per-
formance becomes twice. Also overhead caused 
by data exchange with other system must be 
considered. With these reason, we will use three 
processors in this control system. 
Figure 1 shows a conceptual design of the 
control system. This figure shows two processors 
for poloidal and helical current control and one 
workstation for data acquisition and exchange. 
A high speed data link connects these proces-
sors. The current reference and operation com-
mands send from upper level through network 
are decoded and distributed by the workstation. 
Also actual current values are send through this 
workstation. To avoid time delay and make high 
accuracy, inter lock signals are connected by an-
other hard wired link.-
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Fig. 1. Conceptual design of control system 
